New System-Level IP Library for Cadence Tensilica Processors

Feb 20, 2025  |  Author : admin_mirabilis
admin_mirabilisLeave a comment Blog

Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors Mirabilis Design Inc., a leader in system-level IP and simulation solutions, has unveiled a new IP library tailored for Cadence Tensilica processors. This strategic development aims to significantly accelerate System-on-Chip (SoC) design and development processes, offering designers a robust platform for […]

Read more

Arteris FlexNoC and Ncore Network-on-Chip IPs

Feb 17, 2025  |  Author : admin_mirabilis
admin_mirabilisLeave a comment Blog

Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs Mirabilis Design Inc., a leader in system-level modeling and simulation solutions, has announced the integration of support for Arteris FlexNoC and Ncore Network-on-Chip (NoC) IPs into its VisualSim Architect tool. This advancement enables designers to perform early-stage architectural exploration and performance […]

Read more

What is Architectural Queueing?

Feb 10, 2025  |  Author : admin_mirabilis
admin_mirabilisLeave a comment Blog

What is Architectural Queueing? Architectural queueing is an important topic in the sense that queues are needed at the system-level. Queueing theory has been a mathematical concept since the late 1800’s; actually Agner Erlang from Copenhagen, Denmark; https://en.wikipedia.org/wiki/Erlang_distribution; who worked in the telephone industry; developed the first queues!  Architectural queueing handles port operations; whether a […]

Read more

Webinar on Multi-Core Scheduling – Register Today!

Feb 10, 2025  |  Author : admin_mirabilis
admin_mirabilis Blog

Software scheduling across multi-core architecture with Coherent Caches and Distributed Computing Systems Transform Your Approach to Multi-Core Scheduling with Mirabilis Design As multi-core systems evolve, so do the challenges in software scheduling. Engineers and architects are constantly seeking ways to reduce latency, enhance throughput, and manage power more efficiently. If you’re looking to stay ahead […]

Read more

System-Level Scheduling for Multi-Core Architectures

Feb 10, 2025  |  Author : admin_mirabilis
admin_mirabilisLeave a comment Blog

A Deep Dive into System-Level Scheduling for Multi-Core Architectures In today’s era of heterogeneous computing, software scheduling is no longer a straightforward task. With systems integrating CPUs, GPUs, AI accelerators, and advanced networking, engineers must balance several factors—from cache coherency to distributed task execution—when designing task schedulers. This blog explores the technical challenges and state-of-the-art […]

Read more